Sequential logic · A Level
↺

Two NOR gates with feedback

Ideal active-high NOR storage and rising-edge JK steering. Simultaneous SR release has no specified winner; analogue gate timing is not simulated.